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[571 ABSTRACT 
An overload protection system for a power inverter 
utilizes a first circuit for monitoring current to the load 
from the power inverter to detect an overload and a 
control circuit to shut off the power inverter when an 
overload condition is detected. At the same time a mon- 
itoring current inverter is turned on to deliver current 
to the load at a very low power level. A second circuit 
monitors current to the load from the monitoring cur- 
rent inverter to hold the power inverter off through the 
control circuit unit1 the overload condition is cleared so 
that the control circuit may be deactivated in order for 
the power inverter to be restored after the monitoring 
current inverter is turned off completely. 
10 Claims, 3 Drawing Figures 
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OVERLOAD PROTECTION SYSTEM FOR POWER 
IPWERTER 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 
(72 Stat. 435 U.S.C. 2457). 
BACKGROUND OF THE INVENTION 
This invention relates to power inverters, and more 
particularly to an overload protection system for use 
with power inverters. 
Power supply systems employing inverters require 
automatic overload protection circuits to safeguard not 
only the expensive inverter components, but also the 
environment of the load. Once the overload condition 
has been corrected, operation of the inverter should be 
restored automatically. This is particularly desirable in 
aerospace applications where a simple fuse for overload 
protection cannot be used because it is not convenient, 
or sometimes possible, to reset or replace the fuse. But 
even in applications where there is no inconvenience in 
resetting a fuse, such as in a solor energy system for 
home use or in an electric vehicle, it would be desirable 
to safeguard the power inverter by automatically shut- 
ting the inverter down during any overload condition 
that may be specified. Once the overload condition has 
been corrected, the operation of the inverter should be 
restored automatically. This not only satisfies safety 
requirements, but assures reliability of the inverter and 
its power supply such as solar cells or batteries. More- 
over, this conserves power. Reliability and conserva- 
tion of power are both very important in aerospace 
applications and civil system applications where the 
inverter is expected to resume operation once the over- 
load condition has been cleared, and there is limited 
power available. 
Several circuit arrangements have been devised to 
provide overload protection. One frequently used ar- 
rangement employs a current-limiting feedback loop. 
During normal operation, the power supplied to power 
switching transistors from the power source passes 
through a low resistance path consisting of a series 
ment is that under some overload conditions, the devel- 
oped back-bias is not sufficient to effect complete cutoff 
of first the series transistor. Stress applied to this first 
series transistor under such overload conditions may 
Another frequently used protection circuit is of the 
active overload protection type. An overload sampling 
circuit operates generally in a manner similar to a mono- 
stable multivibrator or one-shot. Under normal operat- 
10 ing conditions the protection circuit remains in a rest 
state similar to that of the untriggered state of a one- 
shot. Current surges produced by overloading or short- 
ing are monitored by a current sensor in series with the 
load. The rectified voltage produced therefrom is com- 
15 pared with a reference voltage to generate an error 
signal. Under appropriate conditions, the error signal 
controls the output of a one-shot multivibrator to inacti- 
vate the clock pulse generator for a period which is 
determined by the time constant of the one-shot. The 
20 state of the load is reexamined cyclically until the ab- 
normal condition is cleared, following which inverter 
operation resumes. 
One disadvantage of this arrangement is the tendency 
to produce system oscillation, which is accompanied by 
25 periodic generation of high current spikes. The spikes 
radiate intolerable noise to adjacent equipment suscepti- 
ble to such noise. Moreover, the power switching de- 
vices of this system are exposed to very high stress 
conditions periodically because of high current spikes 
30 during overload which cause premature failures of com- 
ponents. Another disadvantage is that since the time 
constant of the overload protection circuit if fixed, 
normal operation is not resumed immediately on clear- 
ance of the abnormal condition. If a very short time 
35 constant is chosen to offset this limitation, the resulting 
frequency of oscillation is very high, radiating even 
more undesirable noise. 
5 thus cause damage. 
OBJECTS AND SUMMARY OF THE 
INVENTION 40 
An object of this invention is to provide an automatic 
overload protection system which continually monitors 
load current to detect an overload condition, and auto- 
matically suspends operation of the inverter. 
A further object is to provide an automatic overload 
Drotection svstem which Drovides a small current to the 
45 
transistor and resistor to the centertap of the primary of ioad, once i n  overload cindition has been detected and 
the inverter transformer. Initial current flows through operation of the inverter has been suspended, and which 
another higher impedance path to allow operation of monitors this current to the load to determine when the 
the inverter transistors. As the AC voltages in the in- 50 overload condition has been cleared to automatically 
verter increase, a rectified voltage is developed capable allow operation of the inverter to resume. 
of driving series transistor into saturation. Thus only the These and other objects and advantages of the present 
low resistance of the fully turned on series transistor invention are achieved in a power inverter with a novel 
and resistor limits current flow to the inverter transis- overload protection circuit comprising means for pro- 
tors. 55 ducing a load signal proportional to the load current 
A high surge current resulting from an overload or and a first comparing means for comparing the load 
short circuit increases the voltage drop across the series signal thus produced with a first reference level. When 
resistor and this biases a second transistor into conduc- the load signal exceeds this level, the output of the first 
tion to supply current to the inverter through a much comparing means actuates control means for shutting 
larger series resistor and to drive the first series transis- 60 the power inverter off and turning a monitoring current 
tor into cutoff. Current flow to the inverter transistors is inverter on to supply a small current to the load suffi- 
thus throuugh a much higher resistance path, thereby cient to detect when the overload condition has been 
limiting current to a safe value. cleared. The combination further includes means for 
One disadvantage of this arrangement is that when producing a monitoring signal proportional to the moni- 
the load current is at a nominal level, the first series 65 toring current to the load and a second comparing 
transistor and resistor constantly dissipate power. This means for comparing the monitoring signal with a sec- 
produces a considerable decrease in efficiency of the ond reference level. When the monitoring signal no 
power inverter. Another disadvantage of the arrange- longer exceeds this second reference level, the output of 
3 
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the second comparing means deactuates the control 
means, thus restoring the power inverter operation and 
terminating operation of monitoring current inverter 
Off. 
The novel features that are considered characteristic 
of this invention are set forth with particularity in the 
appended claims. The invention will best be understood 
from the following description when read in connection 
with the accompanying drawings. 
BRIEF DESCRIPTION O F  THE DRAWINGS 
FIG. 1 is a circuit diagram of the present invention 
FIG. 2 is a waveform diagram illustrating operation 
FIG. 3 is a waveform diagram illustrating operation 
connected to a conventional power inverter. 
of the conventional inverter shown in FIG. 1. 
of the present invention shown in FIG. 1. 
DESCRIPTION OF PREFERRED 
EMBODIMENTS 
Referring to FIG. 1, a conventional power inverter 10 
is shown for converting DC voltage from a source 
(+50Vs) into AC voltage applied to a load 11. The 
inverter is comprised of a pair of buffer transistors Q1 
and Q2 which drive a pair of power transistors Q3 and 
Q4 through a transformer TI. The buffer transistors are 
switched on alternately by the true (Q) and complemen- 
tary (Q) outputs of a T-type flip-flop 12 triggered by the 
output of a free running oscillator 13. Power is deliv- 
ered to the load by the transistors Qs and 4 4  through a 
transformer T2. 
Whenever transistors Q1 and Q2 are both on at the 
same time, the core of the transformer TI saturates and 
thus inhibits inverter operation until normal switching 
resumes. This feature is sometimes used for regulation 
of DC voltage delivered to the load. That is done by 
feedback control of the overlap of the buffer transistors, 
thus effectively controlling the duty cycle of each. In 
this exemplary embodiment, DC voltage regulation is 
not included, although it could be; that is transistors Q1 
and Q2 could be duty-cycle cntrolled, and the load 
could include rectifiers and filters. The fact that turning 
on both buffer transistors suspends operation of the 
inverter for so long as both transistors are held on is 
used to automatically shut the inverter down when an 
overload condition is detected, and to automatically 
restore the inverter operation once the overload condi- 
tion has been cleared. That is accomplished through 
control of bias current applied to the base of the transis- 
tors QI and Q2 through diodes D1 and D2 which turns 
both transistors on once an overload condition is de- 
tected. When it is detected that the overload condition 
has been cleared, the diodes are reverse biased to permit 
the flip-flop 12 to resume switching the transistors on 
alternately. 
The circuit for detecting an overload condition in- 
cludes a current transformer T3 having its primary in 
series with the load and its secondary connected to a 
resistor 14. Under normal conditions the current 
through the resistor 14 produces a voltage which, when 
peak detected, does not exceed a reference voltage. 
Under those conditions, transistors Qs and 4 6  are both 
held off, and a transistor 47 is held on by the collector 
voltage of a transistor Qg, which is itself held cut off. 
The load peak detection is accomplished by a circuit 
comprised of an operational amplifier 15, diode D3 and 
capacitor 16. The amplifier and diode amplify and rec- 
tify the load signal voltage, while the capacitor 16 filters 
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the rectified load signal to provide a DC signal propor- 
tional to the peak load current. That DC signal is cou- 
pled to a comparator comprised of a differential ampli- 
fier 17. A potentiometer 18 connected to a source of 
control voltage (+ 5V3 is set to the reference level that 
defines an overload condition. When that level is ex- 
ceeded by the DC signal from the load signal peak 
detector, the output of the comparator switches to 
+ 5V, thus forward biasing a diode D4 to turn the tran- 
sistor Qg on. Its collector voltage then drops to virtually 
circuit ground (OV) to allow the transistors QSand 4 6  to 
be alternately switched on by the flip-flop 12. At the 
same time, the transistor Q7 is turned off, thus permitting 
the diodes D I  and D2 to be forward biased by the con- 
trol voltage (+ 5V3 via a resistor 19. A filter capacitor 
20 is quickly charged to the positive potential between 
the resistor 19 and the diodes to turn both of the transis- 
tors Q1 and Q2 on. With both transistors turned on, the 
core of the transformer T1 saturates, thus inhibiting the 
inverter operator as long as the +5Vcbias is maintained 
over the resistor 19 to forward bias the diodes D, and 
D2- 
The circuit for detecting when an overload condition 
has been cleared includes a signal transformer T4 which 
is connected in parallel with the load 11 through a triac 
21 which consists essentially of two oppositely poled 
silicon-controlled rectifiers connected to common input 
and output terminals with a common gate terminal. The 
triac isolates the load from the transformer T4 except 
when power is not being delivered to the load by the 
transformer T2, and the transistors QS and Q6are operat- 
ing to provide a small signal to the load that may be 
monitored. The AC signal produced by operation of the 
transistors Q5 and Qbdtemately turns on each side (sec- 
tion) of the triac. Thus, when the signal is present, the 
triac conducts continuously. 
The power to the signal inverter is supplied by the 
control voltage source (+ SVJ through a resistor 22 to 
the centertap of the primary of the transformer T4. As 
long as the overload condition exists, the signal inverter 
will deliver current to the load at some level, which is 
low as compared to the current normally delivered by 
the power inverter, but which is sufficient to produce a 
large voltage drop across the resistor 22. The potential 
(Vlo) of the center tap of the transformer T4 is lower 
than the control voltage supply (5VJ as much as the 
voltage drop across the resistor 22. This voltage (V~O) is 
applied to a second peak detector comprised of an oper- 
ational amplifier 23, diode D5 and capacitor 24. The 
output of that peak detector is applied to a second com- 
parator 25. The other input to the comparator is a posi- 
tive reference voltage set by means of a potentiometer 
26. The output of the comparator produces a high out- 
put (+5V) as long as the overload condition exists. 
That high output will continue to hold the transistor Qg 
on. A capacitor 27 at the base of transistor Qg holds the 
transistor on for a predetermined period after an over- 
load condition is detected until the output of the com- 
parator 25 can take over and hold the transistor on. 
Once the overload condition is cleared, the signal 
voltage across the resistor 22 drops (due to decreased 
current demand by the load) causing the transformer 
(T4) center-tap voltage to increase. When it increases 
beyond the reference level set by the potentiometer 26, 
the output of the comparator 25 drops to virtually zero, 
thus reverse biasing a diode D6. The positive potential 
stored in the capacitor 27 will discharge through the 
base-emitter junction of transistor Qs until it can no 
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longer be held on. Any residual charge in the capacitor 
will discharge through a resistor 28 and transistor Qg 
base-emitter junction. Once the transistor Qg is again 
turned off in this manner, the transistors Q5 Q6 are cut 
off, thus shutting down the signal inverter soon after it 
is detected that the overload condition has been cleared. 
At the 'same time the transistor Q7 is turned on again. 
The capacitor 20 at the collector of the transistor 4 7  
holds the power inverter off for a predetermined period 
while its charge is discharged through the transistor 4 7  
to assure that the power inverter is not turned on until 
the signal inverter is completely turned off. 
The maximum power dissipated by the signal inverter 
is limited to a few watts by the resistor 22 (typically 8 
ohms) and the control voltage (+ 5V3. Consequently 
little power is consumed in monitoring the overload 
condition, and the monitoring signal will not damage 
the load or present a hazard at the load to persons or the 
environment of the load. 
Operation of the overload detection and protection 
circuit will not be described with reference to a wave- 
form diagram in FIG. 3, but first waveforms of the 
power inverter will be described with reference to FIG. 
2 which shows voltage waveforms at points in the cir- 
cuit correspondinglylabeled. Wavefoxks Q and 
the complementary square waveforms provided to the 
control transistors QI and Qz by the flip-flop 12 in re- 
sponse to clock pulses from the oscillator 13. Wave- 
forms V1 and Vz are the control signals applied to the 
base electrodes of the power transistors Q3 and Q4, first 30 
during normal operation for two cycles of the flip-flop 
12 and then during an overload condition detected in 
the third cycle of the flip-flop. Waveforms VLand I ~ a r e  
the waveforms of voltage and current applied to the 
current as shown in the third cycle of that waveform in 
FIG. 2. Once this overload is detected, operation of the 
power transistors is suspended, as will be further de- 
scribed with reference to FIG. 3. Then after the over- 
load condition is cleared, operation of the power tran- 40 
sistors is resumed automatically. 
Referring now to FIG. 3, in which voltage wave- 
forms shown are at points in the circuit correspondingly 
labeled, the voltage sensed across resistor 14 is shown in 
waveform Vj. (It naturally follows the waveform of the 45 
load current IL.) That voltage waveform is peak de- 
tected to produce a DC load signal V,at the noninvert- 
ing input (+) of the comparator 17. As that load signal 
increases due to an overload condition, it crosses a 
reference voltage, V R ~ ,  at the inverting input, as shown 50 
in the second waveform of FIG. 3. Once that occurs, 
the output, V5, of the comparator increases from 0 to 
+5V, as shown in the third waveform. That positive 
step charges the capacitor 27 to drive the voltage, VS, 
applied to the base of the transistor Qgfrom 0 to + 5V as 55 
shown by the fourth waveform. The collector voltage, 
V7, of the transistor Qg then drops to virtual ground as 
shown in the fifth waveform. Once the transistor Qg is 
turned on in that manner, the collector voltage, Vg, of 
the transistor Q7increases to +5V as the transistor Q7is 60 
turned off to shut down the power inverter. 
The 0-volt level of the waveform V7 allows the tran- 
sistors Qs and Q6 to be alternately switched on by the 
flip-flop 12, thus turning the signal inverter on to pro- 
duce a signal, Vg, across the load at some low level, 65 
typically *3V, as shown in the seventh waveform of 
FIG. 3, for the period of the overload condition. Once 
are 25 
.load. The overload is indicated by a rise in the load 35 
6 
circuit in the load is removed) the output of the signal 
inverter will increase to typically +4 volts, as shown in 
the waveform of the signal Vg. 
As the output voltage of the signal inverter increases 
from zero to +4V during an overload condition, the 
voltage drop across the resistor 22 increases corre- 
spondingly due to operation of the transistors QS and 4 6 .  
The result is a signal voltage, VI& coupled to the peak 
detector which drops from &5VC to about + lV, with 
switching transients to OV each time the transistors are 
switched. The output, V11, of the peak detector is a 
monitoring signal coupled to the inverting input of the 
comparator 25 for comparison with a reference voltage, 
VR2. When the monitoring signal, Vll, drops below the 
reference VR29 the comparator output, VI2, increases 
from OV to + 5V. Diode D6 couples this high level of 
the signal V12 to the base of the transistor Q8 to hold it 
on, even after the output of the comparator 17 drops to 
zero, until the overload condition is cleared. At that 
time the signal V11 will cross the reference VR2, and the 
signal Vl2 will drop to zero. However, the transistor Qg 
will not turn off immediately due to the charge stored in 
the capacitor 27 holding the signal v6 up. As that signal 
Vgdecays, a point will be reached where the base-emit- 
ter junction of the transistor Qg is insufficiently forward 
biased for the transistor to conduct. At that point the 
transistor Qg is turned off, but the transistor 4 7  is not 
turned on completely until the capacitor 20 is dis- 
charged. 
When the collector voltage, Vg, of the transistor 4 7  
reaches a level insufficient to forward bias the diodes 
D1 and DZ, the operation of the power inverter resumes. 
This delay in turning the power inverter on allows a 
brief period for shutting down the signal inverter before 
resuming operation of the power inverter. In that man- 
ner, the overload detection and control circuits auto- 
matically shut down the power inverter upon detecting 
an overload, and automatically turns the power inverter 
back on upon detecting that the overload condition is 
cleared. In the meantime, very little power (about 0.2 
amperes at 5 volts of control voltage) is delivered to the 
load so that no damage can occur to the power inverter 
which normally operates with about 2 amperes at 50 
volts in this example. Any operating personnel or equip- 
ments involved in clearing the overload are also pro- 
tected by this low overload monitoring signal level. 
Although only the positive value (V3) of the current 
transformer (T3) is used to detect the overload current 
in this configuration, it is possible to use either polarity 
of the output by having a bridge rectifier across the 
output winding of this current transformer. This will 
enable the circuit to detect overload conditions of both 
phases of power inverter operation. 
Although a particular embodiment of the invention 
has been described and illustrated herein, it is recog- 
nized that modifications and variations may readily 
occur to those skilled in the art. It is therefore intended 
that the claims be interpreted to cover such modifica- 
tions and variations. 
What is claimed is: 
1. An overload protection system for a power in- 
means for producing a load signal proportional to 
current delivered by said inverter to a load, 
first comparing means for comparing said load signal 
with a first predetermined reference level specify- 
verter comprising 
- -  
the overload Condition is corrected (e.g., once a short ing the onset of an overload condition, 
4,052,659 
7 8 
a signal inverter for producing a small monitoring 
current through said load, 
means for producing a monitoring signal proportional 
to said monitoring current through said load, 
second comparing means for comparing said monitor- 5 
ing signal with a second predetermined reference 
level specifying the continuation of an overload 
condition, and 
control means responsive to said first and second 
off and turning said signal inverter on once said 
power signal exceeds said first predetermined refer- 
ence level and thereafter while said monitoring 
level, and for shutting said signal inverter off and 
turning said power inverter on once said monitor- 
ing signal does not exceed said second predeter- 
mined. reference level. 
2. The combination of claim 1 wherein said control 20 
7. The combination of claim 1 wherein said power 
an output transformer having a tapped primary wind- 
ing with a center tap connected to a source of DC 
voltage and end terminals connected to circuit 
ground by power transistors, each having its collec- 
tors connected to a separate end terminal of said 
primary winding and its emitter connected to cir- 
cuit ground, 
and secondary windings, each half of the center tap 
of the seconary winding being connected between 
the base of separate one of said power transistors 
and circuit ground, and 
lector connected to a different end of said primary 
winding of said control transformer, its emitter 
connected to circuit ground and its base connected 
to means for turning said control transistors on 
alternately, 
means includes means for holding said power inverter 
off for a predetermined period after an overload condi- power inverter off and turning said signal inverter 
tion is detected while said signal inverter develops a on includes a pair of diodes, each diode connected 
monitoring signal for comparison with said second ref- to the base of a separate one of said control transis- 
erence signal to thereby continue to hold said power 25 tors for forward current through the base-emitter 
inverter off continously, once said overload condition is junction of the connected control transistor, means 
detected until the overload condition has been cleared. for reverse biasing both of said diodes, and means 
3. The combination of claim 2 wherein said control for switching said reverse biasing means to forward 
means includes means for holding said power inverter bias said diodes once said power signal exceeds said 
off after an overload condition has been cleared for a 30 first predetermined reference level and thereafter 
predetermined period which will assure the signal in- while said monitoring signal exceeds said second 
verter is turned off before the power inverter is turned predetermined level, thus turning on both control 
on. transistors to shut off said power inverter. 
4. The combination of claim 1 wherein said signal 8. The combination Of claim 7 wherein said last 
inverter is connected in parallel with said power in- 35 named means includes a control switching transistor 
verter by means for isolating said signal inverter from having its emitter connected to circuit ground, its c01- 
inverter is comprised of 
comparing means for shutting said power inverter lo a transformer having center-tapped primary 
exceeds said second predetermined reference 15 a pair or control transistors, each one having its col- 
and wherein said control means for shutting 
said power inverter during operation of power 
inverter under normal load conditions. 
5. The combination of claim 1 wherein A d  means for 
producing a monitoring signal is comprised of 
a transformer having a secondary winding with first 
and second end terminals and a center tap, 
a triac having input and output terminals connected in 
series between said center tap and one terminal of 
said load, respectively, and having a gate terminal 
connected to said first end terminal of said trans- 
former through a resistor, 
a capacitor connected between said gate terminal and 
said input terminal of said triac, and 
means for connecting said second end of said trans- 
former to another terminal of said load. 
6. The combination of claim 5 wherein said means for 
lector connected to a source of control voltage and its 
base connected to the outputs of said first and second 
comparing means through separate buffer diodes, 
4.0 whereby said first comparing means switches said con- 
trol switching transistor from one conductive state to 
another once said power signal exceeds said first refer- 
ence level and said second comparing means holds said 
control switching transistor in said other state while 
45 said monitoring signal exceeds said second predeter- 
mined level. 
9. The of claim including a capacitor 
connected between said base of said control switching 
transistor and circuit ground to hold said control 
50 switching transistor in its other state until said second 
can take Over and hold it in its other 
state for so long as said monitoring signal exceeds said 
second predetermined reference level, 
producing a load Signal PrOpOrtiOnd to Current deliv- 10. The combination of claim 9 including a capacitor 
ered by said power inverter is comprised of a current 55 connected to a junction between said pair of diodes and 
transformer having a primary winding connected in said reverse biasing means to hold forward bias on said 
series between said one terminal of said load and an diodes after said control switching transistor is returned 
output terminal of said power inverter, and a secondary to its first state, upon said monitoring signal no longer 
winding having one terminal connected directly to exceeding said second predetermined reference level, 
circuit ground and another terminal connected through 60 until said means for producing a monitoring signal is 
a resistor to circuit ground, said other terminal being turned off. 
connected to said first comparing means. * * * * *  
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